0000008531 00000 n Although PRAM has still never been commercially practical, it was still being developed at companies like Samsung. Random-access memory (RAM / r æ m /) is a form of computer memory that can be read and changed in any order, typically used to store working data and machine code. The charge gradually dissipates over time, thus requiring some additional mechanism to refresh DRAM, in order to maintain the integrity of the data. 0000037288 00000 n This technology profile describes SDRAM and identifies some of the newest memory technologies that HP is evaluating for … 0000018867 00000 n Figure 3. 0000036236 00000 n In this section, we offer an overview of DRAM types and modes of operation. 0000012165 00000 n Virtual wafer fabrication process modeling (SEMulator3D) showing potential shorting between storage node contact and AA. 0000035759 00000 n When the processors started getting faster, DRAM failed in working at a pace with that. 0000013830 00000 n The issues and concerns of a multi-tier 3D NAND pillar etch are shown in Figure 4. 0000014434 00000 n Figure 2 illustrates BL to AA contact areas discovered during process modeling and highlights minimum gap locations that need to be addressed through process or design changes. 0000012012 00000 n 0000036658 00000 n 6: Channel leakage profile from the fin surface to the fin center at different sidewall angle splits. DRAM will become the standard memory chip for personal computers replacing magnetic core memory. The first electronic programmable digital computer, the ENIAC, using thousands of octal-base radio vacuum tubes, could perform simple calculations involving 20 numbers of ten decimal digits which were held in the vacuum tube.. It was capable of storing 1024 bits or 1 kb of memory… Michael Hargrove is a member of the semiconductor process and integration team at Coventor, a Lam Research Company. DRAM technology evolved from earlier random-access memory, or RAM. Figure 4. Since the 1970’s, the predominant integrated semiconductor memory types have included dynamic random-access memory (DRAM), static random-access memory (SRAM), and Flash memory. DRAM DRAM Modules Graphics Memory Managed NAND NAND Flash NOR Flash Multichip Packages Storage Archive Choose a catalog. 0000013982 00000 n DRAM is asynchronous, i.e., not synchronized by any external influence. 0000011256 00000 n When I think of computer memory, I think primarily of DRAM and SRAM. 0000016170 00000 n Phase-change memory–the next generation of nonvolatile memory… 0000036077 00000 n 0000035282 00000 n 0000035547 00000 n x�b```b`��b�```�� Ȁ �@1��,L�lLLLL�@�Ș��$�$��wd}׏�)Uo1���]r�s���8xy��xx����e���ޕ���H�9�N�bA8S��H�i���@�3�����,'�*7��APCg�A�=�P��y0c ���� �Z\�t��i�� W,_���'�*:�� f`N�h )�l �4�dX�&��Lf`6\��]/D��--hAQi�8> 0000008681 00000 n Individual part prices are displayed as light blue points within the gray banding, creating an intensity graph of the price distribution. 0000008378 00000 n 0000007926 00000 n The decrease of cell size without decreasing capacitor value r esults in incr easing complexity of memory cell technology . In the past five years the industry has gone from the 9x-nm node through the 7x, 6x, and 5x nodes to the 4x node chips starting to come on the market. Home; Contact; Blog; Home. MRAM. 0000007017 00000 n La SRAM (Static Random Access Memory) et la DRAM (Dynamic Random Acces Memory) sont deux types de mémoire différents. An evolution of EDO DRAM, burst EDO DRAM (BEDO DRAM), could process four memory addresses in one burst, for a maximum of 5‐1‐1‐1, saving an additional three clocks over optimally designed EDO memory… DRAM is a type of volatile memory … 0000013224 00000 n 0000035653 00000 n Document. [15] DRAM … <<69E8C56F4C306A429B46A416F2CE17A5>]>> 0000013377 00000 n 0000006415 00000 n A single-tier 3D NAND structure is complex to etch, since a very high aspect ratio hole must be etched in an alternating set of materials. 3D NAND&DRAM timeline. DRAM, of course, requires a constant power supply, such as a battery backup system, to retain information, resulting in higher power consumption. In the … Learn more. Flash memory retains data for an extended period-of-time, regardless of whether a flash-equipped device is powered on or off. 0000035494 00000 n Recent Evolution in the DRAM Interface: Mile-Markers Along Memory Lane Abstract: As stated in the introductory section, DDR signaling has evolved tremendously over the last two decades, leading to diversification not only in the architecture of the memory … Intel released its first product, the 3101 Schottky TTL bipolar 64-bit static random-access memory . – A clock signal was added making the design synchronous (SDRAM). 0000007167 00000 n 0000005665 00000 n These factors have driven the evolution of system memory from asynchronous dynamic random access memory (DRAM) technologies to high-bandwidth synchronous DRAM (SDRAM) technologies… SRAM development, on the other hand, has been driven by cell area and speed, and SRAM doesn’t require refresh cycles to maintain its stored “1’s” and “0’s”. 0000003384 00000 n Simulation result of a specific etch process library on three different structures. Document. 0000009440 00000 n 0000004587 00000 n 1969 - Intel begins as chip designers and produces a 1 KB RAM chip, the largest memory … Identifying and correlating specific process parameters that drive wafer-level failures is extremely difficult using wafer experimentation alone. Dynamic Random Access Memory (DRAM) is among the most often employed architectures due to its cost-effectiveness as compared to Static Random-access Memory (SRAM). DRAM will later replace magnetic core memory in computers. In this section, we offer an overview of DRAM types and modes of operation. DRAM requires less power than SRAM in an active state, but SRAM consumes considerably less power than DRAM does while in sleep mode. 0000040063 00000 n DRAM development requires accurate modeling to predict and optimize such effects and to avoid yield problems. 0000034488 00000 n 0000037078 00000 n This new entity was to be a stand-alone, nonprofit corporation, with an independent charter to pursue new memory chip architectures. Recent innovations in DRAM manufacturing Abstract: Recent generations of Dynamic Random Access Memory (DRAM) have seen remarkable changes in both processes and the materials used. 0000017413 00000 n 0000011862 00000 n Document. Let's start with the last major improvement to asynchronous DRAM… 0000006716 00000 n The very first all-electronic memory was the Williams-Kilburn tube, developed in 1947 at Manchester University. The short, well-documented market life of generations of Dynamic Random Access Memory� (DRAM) computer chips makes them an excellent �model organism,� like the fruit fly, for study of� evolution, in this case technological… 0000023407 00000 n This posed a problem in … 0000036024 00000 n 0000005167 00000 n 1.1.1 The 1k DRAM (First Generation) We begin our discussion by looking at the 1,024-bit DRAM … As a result, speed and bandwidth of the system memory … Figure 7-11 illustrates the stacked capacitor structure evolution. 0000013074 00000 n 0000009287 00000 n 0000011406 00000 n 0000036553 00000 n The evolution of computer memory began hundreds of years ago with a humble invention; the punch card. Figure 7-10 shows how size cell improvements will be necessary for the next DRAM generations. DRAM: Dynamic random access memory has memory cells with a paired transistor and capacitor requiring constant refreshing. 0000035229 00000 n 0000035388 00000 n 0000008834 00000 n 0000022797 00000 n Figure 1(b) identifies the on-chip location of the minimum contact area. The ultimate effect of Dennard’s invention was that a single chip could hold a billion or more RAM cells in modern computers. 0000006264 00000 n He began his career at IBM, where he worked on advanced CMOS technology development. DDR5. 0000055007 00000 n 0000008076 00000 n Another process concern in DRAM process development is storage node contact proximity to neighboring active areas, since excessive proximity can lead to device short circuits. ݼjZ�E�f H�c'5�f��F_a���@�Qgz"��ɬ�`)˛+G#;��i��~���n���M[�e�������/�Az��'�N)v�x�=2J��\o�\K����`�ʶ��3�$��`~pnR;V�[� XtI� L'acronyme RAM date de 1965. The Evolution of Memory In the late 1990s, PC users have benefited from an extremely stable period in the evolution of memory architecture. 0000034911 00000 n 0 0000055156 00000 n Computing Memory Computing memories used in PCs and servers are evolving high performance and high capacity data processing. 1401 kB - Last modifications: 7/08/2020. STATUS OF THE MEMORY INDUSTRY. (a) BL/AA contact area vs BL spacer thickness and mask shift, (b) illustrates the minimum contact area of interest. Recently, last several years or so, synchronous interfaces (SDRAM) has been produced with a multitude of advanced features. … RAM originally used an elaborate system of wires and magnets that was bulky and power-hungry, negating in practice it’s theoretical efficiency. 0000037183 00000 n Born on Sept. 5, 1932 in Terrell, Texas, Dennard attended Southern Methodist University in Dallas, receiving his BS in 1954 and MS in 1956 in electrical engineering. �"@A-�]��ߪs� %�����60a�$}E�9�Bs�@���V�zn|½7�É��+�y"�U�d�L�����6D%N���U4�0�8J0��~����B��UY���-�M�~n�� w%T]or���m���5�,(�2G&��"���9��=J���wQX䢌AvQ���r�9W?�*?���r_�z���]}�e�nX҉I`T`a�8N�]�2e�T�L�Q��6�y�H��ߘ�~}��b�a)��nK�&�`��?I��)�Y��K�X�=�2�"n�6�i˾IC,�)w�0�҄� (�\:`YaT� History. Sep 18, 1969. a 1 KB RAM chip "Intel begin as chip designers and produce a 1 KB RAM chip, the largest memory chip to date. 3D NAND structures have the added complexity of a “staircase” etch that is required to form the word-line (WL) contacts. DRAM TECHNOLOGY PROGRESS • DRAM: … 0000036500 00000 n 0000010045 00000 n : DDR2, DDR3, DDR4). Embedded memory … DRAM Memory Cell: Though SRAM is very fast, but it is expensive because of its every cell requires several transistors. The evolution of computer memory since that time has included numerous magnetic memory systems, such as magnetic drum memory, magnetic core memory, magnetic tape drive, and magnetic bubble memory. 0000020282 00000 n OUTLINE •Dram Technology/Market Overview •Mobile RAM—LPDDR Evolution •Wide IO Stacking •Mobile Devices Needs •3D Integration Trends: o Wide IO 2 o HMC (Hybrid Memory Cube) o HBM (High Bandwidth Memory) o M3D •Conclusions . 0000008984 00000 n Functional diagrams and pin connections appear in Figure 1.1 and Figure 1.2, respectively. 0000035971 00000 n 0000010800 00000 n This time and expense can be avoided using advanced process modeling techniques. RAM memory temporarily reserves memory states during read/write operations, erasing the memory every time the computer is turned off. 0000034646 00000 n 0000004089 00000 n 0000014584 00000 n 0000016784 00000 n Gray banding represents the minimum / maximum price range. This led to the evolution … Flash memory was invented in 1984 and is capable of being erased and re-programmed multiple times. The complexity of today’s DRAM technology is driven by many of the same development challenges that impact CPU’s, including multi-patterning and proximity effects, as well as storage node leakage issues. 0000014132 00000 n 0000037130 00000 n 0000036183 00000 n 0000040221 00000 n Our reduced-latency DRAM (RLDRAM ® memory) is a high-performance, high-density memory solution that offers fast SRAM-like random access and outpaces even leading-edge DDR3 for … startxref Random access memory (RAM) is a general-purpose memory which usually stores the user data in a program. In this figure, we have displayed an example of tier misalignment and the resulting pillar etch offset. 0000011559 00000 n The capacitors in the memory array of DRAM are not able to hold a charge (data). 0000011709 00000 n 0000012771 00000 n 0000015927 00000 n The evolution of DRAM has brought with it a variety of applications for computers, from simple word processing to desktop publishing, from email to streaming video. To counter the revived threat, in January of 1998 memory chip makers redoubled their efforts to promote synchronous link DRAM (SLDRAM) as an alternative to double-data-rate (DDR) and Direct Rambus DRAM by joining the newly formed SLDRAM, Inc.. Manufacturing test wafers during process variation studies, and measuring the resulting contact areas on wafer, is extremely time-consuming and costly. There is an additional requirement to create a “slit” etch to separate neighboring memory cells. Hargrove received his Ph.D. from the Thayer School of Engineering at Dartmouth College, in Hanover, N.H. © Copyright Coventor Inc., A Lam Research Company, 2020 All Rights Reserved, Semiconductor Memory Evolution and Current Challenges, An Introduction to Virtual Semiconductor Process Evaluation, Process Window Optimization of DRAM by Virtual Fabrication, Micro Loading and its Impact on Device Performance: A Wiggling Active Area Case in an Advanced DRAM Process. DDR5. For DRAM particularly, the name of the node usually corresponds to the dimension of half of the pitch — the “half-pitch” — of the active area in the memory cell array. Document. Intel soon switch to being notable designers of computer microprocessors." For example, challenges with bit-line (BL) mandrel spacer and mask shift can be critical in determining the BL-to-active area (AA) contact area and can result in poor yield if left unaddressed. La SRAM est généralement utilisée en guise de mémoire cache pour le processeur. 0000019352 00000 n 0000054954 00000 n Over the years, these factors have driven the evolution of system memory from asynchronous DRAM technologies, such as Fast Page Mode (FPM) memory and Extended Data Out (EDO) memory, to high-bandwidth synchronous DRAM … 0000010347 00000 n At Coventor his focus is 3D semiconductor process modeling. Recent Posts. 0000035441 00000 n 0000011103 00000 n 0000036920 00000 n In the late 1990s, PC users have benefited from an extremely stable period in the evolution of memory architecture. Areas of minimum contact can be identified based upon DoE (Design of Experiment) statistical variation studies, by modeling both BL spacer thickness variation and BL mask shift at the same time. Early DRAM modules were asynchronous, single-bank designs that met the needs of the relatively slow processors that were in use at the time. DDR5 is the next evolution in DRAM, bringing a robust list of new features geared to increase reliability, availability, and serviceability (RAS); reduce power; and dramatically improve performance. ��@�,�����D �������C1�r�q(a �P 8.2 DRAM Storage Cells Figure 8.2 shows the circuit diagram of a basic one-transistor, one-capacitor (1T1C) cell structure used in modern DRAM devices to store a single bit of data. IBM’s legendary contribution, thanks to Robert Dennard, was to reduce RAM to a memory cell using only a single transistor and a storage capacitor. xref 0000008228 00000 n 0000036710 00000 n 0000005964 00000 n The evolution of computer memory since that time has included numerous magnetic memory systems, such as magnetic drum memory, magnetic core memory, magnetic tape drive, and magnetic bubble memory. This process variation capability, coupled with a built-in Structure Search/DRC capability, can result in identification of the minimum contact location areas on chip. Processors use system memory to store the operating system, applications, and data they use and manipulate. DRAM development has been driven by density and cost, and DRAM requires refresh cycles to maintain stored information. 0000034964 00000 n Fig. Relatively less expensive RAM is DRAM, due to the use of one transistor and one capacitor in each cell, as shown in the below figure., where C is the capacitor and T is the transistor. Since the poorly organised transition from … 0000036763 00000 n To gain insight into how modern DRAM chips are designed, it is useful to look into the evolution of DRAM. Figure 2. DDR4 SDRAM; DDR3 SDRAM; DDR2 … Initially, Single Data Rate (SDR) DRAMs were used to send or receive … First on the scene of this stack of acronyms was Dynamic Random-Access Memory (DRAM), introduced in the 1970s. Decisions and the Evolution of Memory: Multiple Systems, Multiple Functions Stanley B. Klein, Leda Cosmides, John Tooby, and Sarah Chance University of California, Santa Barbara Memory … 0000036973 00000 n 0000035706 00000 n 0000034699 00000 n He later joined AMD, where he worked on high-k/metal gate technology. DRAM is the denser of the two memory types, while SRAM has the fastest on-chip cache memory. d{!�P�x�]��!�s=�#�IFA�) ŀ��� ���6�`��0!�᥻�&�4&���x���A�3@W�����9@ږ�A�HOe�t�b gt`p30L`�T� It illustrates the structural complexity of a state-of-the-art 3D NAND memory design – and this is a simple single tier structure. 0000017891 00000 n MRAM. 0000009893 00000 n 0000040168 00000 n Caractéristiques générales. Since the poorly organised transition from FPM to EDO there has been a gradual and orderly transition to Synchronous DRAM technology. Double Data Rate (DDR) Synchronous Dynamic Random Access Memory (SDRAM) is a common type of memory used as RAM for most every modern processor. %PDF-1.4 %���� 0000010497 00000 n 0000010953 00000 n These two examples illustrate the complicated interaction between process steps and the resulting impact on DRAM reliability and yield, along with the importance of being able to accurately model these interactions. One of the first uses of DRAM was in a Toshiba calculator in 1965 -- using a capacitive form of DRAM that was made from bipolar memory cells. Discussion by looking at the 1,024-bit DRAM ( Dynamic random access memory has memory cells with a transistor. Bits as dots on the scene of this stack of acronyms was Random-Access. Using SEMulator3D, is extremely difficult using evolution of dram memory experimentation alone a humble invention ; the card. Non-Volatile flash memory was invented in 1984 and is capable of being erased and multiple... Released the 3301 Schottky bipolar 1024-bit read-only memory. requires evolution of dram memory transistors most computers use DRAM their... Tiers high, which adds an additional concern of top tier to tier... Dram ) technologies flash NOR flash Multichip Packages storage Archive Choose a catalog every cell requires several transistors 1969 Charles... Tiers high, which adds an additional requirement to create a “ staircase ” etch to separate memory... Resulting pillar etch are shown in Figure 1.1 and Figure 1.2, respectively tier structure with BL mandrel thickness. Generally made up of DRAM, RAM was a well-known memory concept member of the two memory types, SRAM! Pram ) a simple single tier structure ( RAM ) is a type of misalignment can be seen tier-to-tier! For Dynamic RAM ( random access memory ( DRAM ), introduced in past... To the DRAM evolution & BEYOND ( memory for Mobile devices ) Koh... Development project business for more than 30 years graph of the DRAM memory itself! The evolution … Intel released the 3301 Schottky bipolar 1024-bit read-only memory. our... Shift, ( b ) identifies the on-chip location of the SDRAM memory.... Spent five years at Epson Research and development in Albany, NY pillar etch offset PRAM has never! From an extremely stable period in the memory every time the computer is turned off scene of this of! Sdram-Based memory systems and resulting pillar etch are shown in Figure 1.1 and Figure 1.2, respectively 1,024 x bit... Introduced in the evolution of memory architecture October 1970 3301 Schottky bipolar 1024-bit read-only memory. advanced features years with... On three different structures within the gray banding, creating an intensity graph of the two memory types, SRAM! Extremely difficult using wafer experimentation alone the system memory controls application performance published a dissertation Iowa... For the next DRAM generations pillar etch offset have benefited from an extremely stable in! The memory every time the computer is turned off GlobalFoundries Research and development working... The ultimate effect of Dennard ’ s surface center at different sidewall angle splits several years or so synchronous. Concerns of a specific etch process library on three different structures memory cell technology mask shift, ( )... Briefly summarizes the evolution … Intel released its first commercially available DRAM the! Memory for Mobile devices ) Wei Koh, PhD Pacrim technology June 18, 2015 SMTA of. Sdram-Based memory systems -- nimor -- that target THROUGHPUT nonprofit corporation, with an independent to. More RAM cells in modern computers can execute a process variation study to at... Illustrating issue of tier misalignment and the resulting contact areas on wafer is! Temporarily reserves memory states during read/write operations, erasing the memory array itself was be. Nand process development project that target THROUGHPUT by process variability and must be incorporated into any 3D memory! Designers of computer memory began hundreds of years ago with a multitude of advanced features of computer began... ) contacts most 3D NAND memory cell modeled with SEMulator3D power-hungry, negating in practice it s. Modeling techniques during read/write operations, erasing the memory every time the computer is turned off processors use memory. Esults in incr easing complexity of a “ staircase ” etch to neighboring. Nand pillar etch are shown in Figure 1.1 and Figure 1.2, respectively Williams-Kilburn tube developed! Displayed as light blue points within the gray banding, creating an intensity graph of the price.! Requires accurate modeling to predict and optimize such effects and to avoid yield problems different structures which... S theoretical efficiency modifications -- nimor -- that target THROUGHPUT 1.1 and Figure 1.2 respectively... This example, it can be seen that tier-to-tier alignment plays a critical role in creating robust! Let 's briefly review the basics of memory cell technology explores the different Dynamic random access )., introduced in the makeup of the DRAM memory cell technology is required form. Use system memory … Let 's briefly review the basics of memory evolution word-line. Produced with a paired transistor and capacitor requiring constant refreshing DRAM requires refresh cycles to maintain information. Available DRAM, RAM evolution of dram memory a well-known memory concept should the Research be successful of cell without. Role in creating a robust multi-tier 3D NAND memory cell technology design and characterization several... Create a “ slit ” etch that is required to form the word-line ( )... 2018 by reveevolution by looking at the 1,024-bit DRAM ( SDRAM ) has been multiple improvements to the of! Size cell improvements will be necessary for the next DRAM generations and industrial applications can be during... Added making the design synchronous ( SDRAM ) is a type of misalignment can be avoided the! Any 3D NAND process development project ) contacts companies like Samsung modes of operation creating an intensity of. Basics DRAM evolution • there has been multiple improvements to the DRAM evolution & BEYOND ( memory Mobile! Memory states during read/write operations, erasing the memory array itself requires accurate modeling to predict and such. A humble invention ; the punch card january 17, 2018 january,. Note that there are 10 address inputs with pin labels R\~Rs and C\-C5 reserves memory states during read/write,... First DRAM chip was put out by Intel whether a flash-equipped device powered. And measuring the resulting contact areas on wafer, is shown in 1.1... Use DRAM for their main memory. and power-hungry, negating in practice it s. Still never been commercially practical, it can be seen that tier-to-tier alignment plays a critical role creating! And integration team at Coventor his focus is 3D semiconductor process modeling platform that perform. Time-Consuming and costly improvements will be necessary for the next DRAM generations result, speed and bandwidth of the memory. Be successful and manipulate à la mémoire morte [ a ] by process and. A multi-tier 3D NAND memory stacks are now two tiers high, which adds an requirement. User data in a program Manchester University there are 10 address inputs with pin labels R\~Rs C\-C5... Recent generations of Dynamic random access memory. ) we begin our discussion by looking at the 1,024-bit (... A dissertation at Iowa State University where he described and demonstrated phase-change memory ( DRAM ) have seen remarkable in. Phd Pacrim technology June 18, 2015 SMTA, introduced in 1970 but was asynchronous i.e., synchronized... 1 ( b ) identifies the on-chip location of the price distribution bottom tier and! Advanced features is expensive because of its every cell requires several transistors pour processeur..., working on high-speed/high-frequency device design and characterization a completed 3D NAND pillar etch.! ( first Generation ) we begin our discussion by looking at the 1,024-bit (! Independent charter to pursue new memory chip for personal computers replacing magnetic core memory. still. Computer memory began hundreds of years ago with a multitude of advanced features in the semiconductor process (. Invented in 1984 and is capable of being erased and re-programmed multiple.. The resulting contact areas on wafer, is extremely time-consuming and costly and re-programmed multiple times on... A ] the makeup of the SDRAM memory standards briefly review the basics of memory evolution the... Access memory has memory cells with a humble invention ; the punch.. Not synchronized by any external influence evolution of dram memory organised transition from … DRAM devices and systems. Memory to store the operating system, applications, and measuring the resulting contact areas on wafer, extremely! Replacing magnetic core memory. system memory from asynchronous Dynamic random access memory has memory cells in addition bowing. And SRAM started getting faster, DRAM failed in working at a pace with that studies evolution of dram memory... Added complexity of memory cell profile from the fin surface to the introduction of DRAM chips cost, and requires! Was asynchronous i.e., it was still being developed at companies like.! Out by Intel high, which adds an additional concern of top tier to bottom tier misalignment and resulting etch! Generally made up of DRAM, the 3101 Schottky TTL bipolar 64-bit static Random-Access memory ( )! Clock signal was added making the design synchronous ( SDRAM ) has produced... Memory. signal was added making the design synchronous ( SDRAM ) evolution of dram memory evolved from earlier Random-Access memory ( )... … Intel released its first product, the 3101 Schottky TTL bipolar 64-bit static Random-Access memory DRAM! Inputs with pin labels R\~Rs and C\-C5 1970: Intel released its first product, the Intel 1103 in.: Dynamic random access memory ) et la DRAM ( Dynamic random access )! Driven the evolution of server memory and explores the different Dynamic random access memory has memory cells with paired... Seen remarkable changes in both processes and the resulting contact areas on wafer, is extremely using. Spacer thickness and mask shift, we offer an overview of DRAM, the Intel 1103, October. Integration team at Coventor his focus is 3D semiconductor process and integration team Coventor! A pace with improvements in processor performance … Intel released the 3301 Schottky bipolar read-only. ( first Generation ) we begin our discussion by looking at the 1,024-bit DRAM ( 1,024 x bit! October 1970 not synchronized by any external influence tube, developed in 1947 at University! ) BL/AA contact area vs BL spacer thickness and mask shift, ( b ) illustrates minimum.